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57 ABSTRACT 
The invention is a dynamic storage device requiring 
periodic refresh, and including logical operation cir 
cuitry within the refresh circuitry. The individual stor 
age positions of the storage device are periodically read 
by a refresh amplifier, and then a logical operation is 
performed on the refresh data before application to the 
write amplifier. This allows implementation of associa 
tive data base searching by cyclically executing a data 
compare operation within the refresh circuitry. 
5 Claims, 3 Drawing Sheets 
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DYNAMIC MEMORY WITH LOGC-N-REFRESH 
FIELD OF THE INVENTION 
The invention relates to refreshable dynamic memory 
storage devices. 
BACKGROUND OF THE INVENTION 
Referring to FIG. 1, a schematic of a typical con 
struction of a dynamic random access memory 
(DRAM) is shown. During the write mode, data to be 
written into the DRAM is applied to the input and 
amplified by write amplifier WR. Switches S2 and S3 
are open, switches S1 and S4 are closed, and capacitor 
C is either charged or discharged according to the sta 
tus of the input data, as amplified by write amplifier 
WR. During the read mode, switches S1, S3 and S4 are 
open, and switch S2 is closed so that the voltage on 
capacitor C is compared to a reference voltage Vref by 
read amplifier RE. According to the difference deter 
mined by read amplifier RE, either a binary "one' or 
"zero' is transmitted to the output of the DRAM. 
When in the data-hold mode, all the switches S1, S2, S3 
and S4 remain open so that the stored charged remains 
in capacitor C. However, due to the unavoidable pres 
ence of leakage resistance R, the capacitor charge will 
gradually dissipate. To compensate for this, a process 
called refreshing must be periodically used in the 
DRAM. To achieve refreshing, all three switches S1, 
S2, and S3 are closed and switch S4 is open, and the 
binary state detected by read amplifier RE is amplified 
by write amplifier WR and reapplied to storage capaci 
tor C. Switches S3 and S4 thus form a multiplexer 
which selects either input data or refresh data for appli 
cation to write amplifier WR. The dashed line in FIG. 
1 represents the boundary of an integrated circuit chip. 
Elements within the dashed line are typically integrated 
on a single chip. 
In practice, a DRAM includes a great number of 
storage capacitors C arranged in matrix or array form 
along with row decoder and column decoder circuitry. 
The storage elements of the array must be periodically 
refreshed, and are typically refreshed on a row-by-row 
basis. The row decoder and column decoder circuitry, 
as well as the read amplifiers and write amplifiers, are 
typically integrated within the same semiconductor 
chip with the individual storage elements of the array. 
FIG. 2 is a block diagram of a type HM 511000 dynamic 
RAM available from Hitachi America, Ltd., which 
includes eight 128k memory cell arrays 10 connected 
through read/write amplifiers 11 to I/O bus 12. Individ 
ual rows and columns of the cell arrays 10 are selected 
by row decoder 13 and column decoder 14, under con 
trol of address data contained on address bus 14 via row 
address buffer to and column address buffer 17, and 
under control of row access strobe signal, RAS, and 
column access strobe signal, CAS. Reading and writing 
is controlled by read/write input, WE, and one-bit input 
and output data is buffered in I/O buffer 18. Once again, 
elements within the dashed line in FIG. 2 are integrated 
together on a single chip. 
When logical operations are required to be performed 
on data stored in a DRAM, data must be read from the 
desired storage elements of the array and applied to the 
single-bit output of the DRAM for application to logic 
circuitry external to the integrated circuit chip. After 
the logic function is performed, the result is applied to 














storage in desired storage elements of the array. Such 
operation of a dynamic RAM is found, for example, in 
single-instruction-multiple-datastream (SIMD) comput 
ers wherein a single logical operation is performed on a 
plurality of data elements. Such SIMD operations may 
be performed cyclically in order to trade off cost for 
speed. During cyclic operation, the same operation is 
performed in one or more data cells, and within each 
data cell, the operation is performed identically on one 
or more data words which are processed sequentially. 
However, as mentioned above, periodic refreshing of 
the dynamic RAM is necessary in order to avoid dissi 
pation of the data indicating charge on the storage ca 
pacitor. This refreshing is generally interleaved with 
any logical operations performed on the data, which 
necessarily limits the speed at which cyclic logical oper 
ations can be performed on data stored in a dynamic 
RAM. 
SUMMARY OF THE INVENTION 
The present invention avoids the drawbacks of the 
prior art by incorporating logic circuitry within the 
refresh circuitry of a dynamic RAM which allows per 
formance of cyclic logical operations on stored volatile 
data, concurrent with the periodic refresh of the vola 
tile data. Thus, all data being refreshed is processed by 
a simple logical unit in the refresh circuit. This combi 
nation of refresh with logical operation eliminates the 
need for a separate refresh cycle by performing the 
logical operation during the refresh cycle, and greatly 
improves the cyclic processing speed of logical opera 
tions performed on stored data. 
The present invention has particular application in 
data base storage systems wherein all stored data is 
accessed and tested, for example, when conducting data 
string searches. In such a data base searching system, a 
data comparator is inserted into the refreshing loop, and 
is used to compare target data with data being cyclically 
refreshed in order to simultaneously perform data re 
fresh and target data searching. 
BRIEF DESCRIPTION OF THE DRAWINGs 
FIGS. 1 and 2 are schematic representations of prior 
art dynamic random access memories. 
FIG. 3 is a dynamic random access memory employ 
ing logic in refresh circuitry, according to the present 
invention. 
FIG. 4 is a dynamic random access memory employ 
ing search logic in the refresh circuitry, according to 
the present invention. 
FIG. 5 is a block diagram of a 1 megabit dynamic 
random access memory employing logic in refresh cir 
cuitry according to the present invention. 
DETAILED DESCRIPTION OF THE 
PREFERRED EMBODIMENT 
Referring to FIG. 3, a one megabit volatile memory 
employing logic-in-refresh according to the present 
invention is disclosed. The memory is organized within 
the chip as a 512 word, 2048 bit-per-word memory in 
which an entire 2048 bit word is read and rewritten 
each memory cycle, and all 512 words are read, one 
after another, in each refresh cycle. The refresh word 
unit length might be different from the length of the 
associative memory word unit that can be searched or 
output as a unit. Either the entire 2048 bit word, or a 
fraction of the 2048 bit word, can be considered a single 
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word in an associative memory. For example, referring 
to FIG. 3, if an 8-bit byte is chosen as the length of the 
associative memory word in a 1 megabit memory, 256 
cells 19 result, each having a 512 word memory array 
20, 8-bits-per-word. Herein, a "word' refers to a unit of 5 
data read or written as a whole. 
According to the present invention, each cell 19 in 
cludes logic circuitry, such as comparator 21, to operate 
on the data as it is sequentially and cyclically read out, 
refreshed and written back into memory. During re 
fresh a 9-bit counter, either external or internal to the 
chip, provides 512 consecutive row addresses, one ad 
dress per memory refresh cycle. Thus, all words of each 
cell 19 of the memory are read in 512 memory refresh 
cycles and are searched during that time. The bottom 
word of each cell 19 is logically linked to the top word 
of the next cell 19 within a single chip by bus 22. Ele 
ments within the dashed line are integrated together in 
a single semiconductor material integrated circuit chip. 
A plurality of chips can be cascaded by logically linking 
the bottom word of the last cell in one chip to the top of 
the next cell in the neighboring chip by bus 23. 
The configuration of each cell 19 is shown in more 
detail in FIG. 4. Referring to FIG. 4, data stored in each 
8-bit-word can be, for example, ASCII characters in 
text streams, which are each 7 bits wide together with a 
mark bit, which is the 8th bit. Initially, all mark bits are 
cleared, and are subsequently set and cleared to mark 
the results of a search. Each word is sequentially read 
by 8-bit wide read amplifier, RE, and the 7 data bits are 
applied to comparator 21 where the read 7-bit word is 
compared with 7-bit comparand stored in comparand 
register 24. A comparand is loaded into comparand 
register 24 through I/O bus 12. 
The output of read amplifier, RE, is also applied to 
multiplexer 25 along with data from I/O buffer 18 
through I/O bus 12. The output of multiplexer 25 is 
applied to 8-bit write amplifier, WR, along with the 
single-bit (mark bit) output of comparator 21. Read 
amplifier, RE, is also connected to I/O bus 12 in a 
known manner through tristate buffers, or the like, to 
enable outputting of data. Thus, according to the pres 
ent invention, comparator 21 and comparand register 24 
are added to the preexisting refresh circuitry of a 
DRAM illustrated schematically in FIG. 1 (note that 
switches S3 and S4 illustrate the function of multiplexer 
25). All components are integrated on the same semi 
conductor material integrated circuit chip. 
In operation, to search-and-mark, a comparand is 
simultaneously broadcast to all cells 19, and stored in 
respective comparand registers 24. Then, the 512 words 
in memory array 20 of each cell 19 are cyclically read, 
refreshed and rewritten. The 8th bit of each word stores 
the result of any match with the comparand in compa 
rand register 24. The results of the match are stored in 
8th bit of the next word in memory array 20 adjacent 
and below the one that the comparand matches. This is 
repeated for all 512 words in each cell 19. The result of 
a search on the last word of a cell is effectively stored in 
the first word of the adjacent cell through bus 22. 
If all mark bits are cleared, and the comparand 
searches for a 7-bit character and a zero as the 8th bit, an 
unconstrained search for a character is done. If the 
comparand searches for a character and a 1 in the 8th 
bit, a search for the character will then match the con 
parand only if the previous word stored in memory 













Thus, a string of characters can be searched for, one 
character in each successive refresh cycle. 
A variation of this operation is to continue to mark 
words in memory until a match is found. In this varia 
tion, once the 8th bit (mark bit) of a word has been set, 
as words continue to rotate through the refresh cir 
cuitry, the 8th bit of all subsequent words are set until a 
match for the next comparand (for example, and end-of 
text character) is found. This variation is used to mark 
the remainder of a target string of characters, once a 
character within the target string is found, and facili 
tates output of or rewriting the target string. 
The output of the result of a search from a single cell 
can simply be read out as the character into I/O buffer 
18 if the 8th bit is set. As a word passes the 
refresh logic, if the 8th bit is set, the word is presented 
by read amplifier, RE, to I/O buffer 18 and the 8th bit 
will then be cleared. In a multiple cell system, if two 
cells have the 8th bit set in the same word in each cell, 
a priority circuit connected to the cells will prevent all 
but one of the outputs from feeding I/O buffer 18, and 
clearing the 8th bit. Only one word will be output at a 
time, and remaining words will be output in later re 
fresh cycles. 
After power is applied, a means to fill memory with 
identical words is used to empty the memory. To fill an 
empty memory with a string of characters a known 
ripple priority mechanism can be used to modify the 
basic search and match mechanism so that only the first 
word that satisfies the search part is modified, but no 
other words that satisfy the search are altered. Within a 
single cell, a flip-flop is set as the words in the cell are 
being searched, and is cleared after a successful search 
is detected. The word is modified in a successful search 
only if the flip-flop output is 1. One word can be written 
in each refresh cycle by this means. In a multiple cell 
system, a ripple priority circuit is also used between 
cells. The priority circuit causes all flip-flops except the 
flip-flop in the prior cell to be cleared. This prioritized 
context-addressing mechanism is needed to fill memory 
with different data in each word. 
The above-disclosed additional search logic can be 
easily implemented in existing dynamic random access 
memories by using preexisting memory cells, row de 
coders, read amplifiers, write amplifiers and multiplex 
ers but removing the column decoders and inserting 
search logic including the comparator and comparand 
register into the read/write circuits. If this is done, for 
example in the Hitachi HM511000 (a 1 megabit 
DRAM), the entire memory can be read, searched and 
rewritten in approximately 60 microseconds (the time 
required to refresh the entire memory). Such a memory 
is shown in FIG. 5 and illustrates placement of search 
logic 26. If a system incorporates a number of memory 
chips, and a string of characters is searched, the time 
required to search all data in memory will remain 60 
microseconds per character searched. 
Although content search and update, input and out 
put are the logical operations herein disclosed, it will be 
understood that other logical techniques can also be 
implemented. For example, the various techniques used 
for searching and updating a data base, such as a rela 
tional database, as disclosed in "Architectural Features 
of CASSM; A Context Addressed Segment Sequential 
Memory," Proc. 5th ISCA, pp 31-38, April, 1978, au 
thored by the present inventor, and related work on the 
CASSM system cited in that paper, can be imple 
mented. Other modifications, additions or deletions can 
4,989,180 
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also be made without departing from the scope of the 
invention. For example, the present invention is equally 
applicable to memories, only a portion of which is dy 
namic memory. 
The invention thus allows associative searching of a 
dynamic memory integrated circuit with a redesign of 
only a small part (removing column decoders, and add 
ing comparators and comparand registers to the refresh 
circuitry) of a pre-existing chip memory. This results in 
low development cost, little if any increase in manufac 
turing cost, and utilization of existing DRAM facilities 
without the need for extensive retooling Use of the 
invention will allow associative searching of very large 
data bases stored entirely in fast dynamic memory with 
very little increase in cost over an unmodified dynamic 
random access memory. 
What is claimed is: 
1. A data storage and logical operation apparatus 
comprising: 
dynamic data storage means, integrated on a single 
semiconductor material chip, for storing a plurality 
of words in adjacent word storage positions, said 
dynamic data storage means requiring refreshing in 
order to retain data; 
means, integrated on said single semiconductor mate 
rial chip, for periodically refreshing said dynamic 
data storage means in order to retain a state of data 
in said dynamic data storage means, including 
means for cyclically refreshing said words in said 
adjacent storage positions; 
logic means, including a data comparator integrated 
on said single semiconductor material chip, con 
nected to said means for cyclically refreshing, for 
comparing a predetermined comparand with each 
word stored in said adjacent word storage positions 
during refreshing, and for providing an indication 
of a match between said predetermined comparand 
and a target word; and 
means for setting at least one mark bit of a word in a 
word storage position adjacent a storage position 
of said target word, responsive to said indication of 
a match. 
2. A data storage and logical operation apparatus 
comprising: p1 dynamic data storage means, integrated 
on a single semiconductor material chip, for storing a 
plurality of words in adjacent word storage positions, 
said dynamic data storage means requiring refreshing in 
order to retain data; 
means, integrated on said single semiconductor mate 
rial chip, for periodically refreshing said dynamic 
data storage means in order to retain a state of data 
in said dynamic data storage means, including 
means for cyclically refreshing said words in said 
adjacent storage positions; 
logic means, including a data comparator integrated 
on said single semiconductor material chip, con 
nected to said means for cyclically refreshing, for 
comparing a predetermined comparand with each 
word stored in said adjacent word storage positions 














of a match between said predetermined comparand 
and a target word; 
means for marking a respective target word upon to 
said indication of a match; and 
3. A data storage and logical operation apparatus 
comprising: 
dynamic data storage means, integrated on a single 
semiconductor material chip, for storing a plurality 
of words in adjacent word storage positions; 
means, integrated on said single semiconductor mate 
rial chip, for periodically refreshing said dynamic 
data storage means, including means for cyclically 
refreshing said words in said adjacent storage posi 
tions, said means for cyclically refreshing having 
means for reading each word, and means for writ 
ing each word after reading; 
logic means, including a data comparator integrated 
on said single semiconductor material chip, con 
nected to said means for cyclically refreshing, for 
comparing a predetermined comparand with each 
word stored in said adjacent word storage positions 
during refreshing, and for providing an indication 
of a match between said predetermined comparand 
and a target word; and 
data multiplexer, integrated on said single semicon 
2. 
ductor material chip, connected intermediate said 
means for reading and said means for writing, for 
selecting either data from said means for reading or 
data from an external data source for application to 
said means for writing, said data multiplexer hav 
ing a first input connected to an output of said 
means for reading, a second input connected to said 
external data source, and an output connected to an 
input of said means for writing. 
A data storage device comprising: 
plurality of dynamic data storage positions, inte 
grated on a single chip of semiconductor material, 
for storing a respective plurality of data words; 
data refreshing circuit, integrated on said single 
chip, including a read amplifier for cyclically read 
ing said plurality of data words, and a write ampli 
fier, connected to said read amplifier, for cyclically 
writing said plurality of data words; 
data comparator, integrated on said single chip, 
connected intermediate said read amplifier and said 
write amplifier for cyclically comparing each of 
said plurality of data words with a predetermined 
comparand, and for providing an indication of 
comparison when said predetermined comparand 
matches at least one of said plurality of data words; 
and 
data multiplexer, integrated on said single chip, 
connected intermediate said read amplifier and said 
write amplifier, for selecting a data word read by 
said read amplifier or a data word from an external 
data source, for application to said write amplifier. 
5. The device of claim 4, further comprising: 
a comparand register, integrated on said single chip, 
for storing said comparand. 
s 
UNITED STATES PATENT AND TRADEMARK OFFICE 
CERTIFICATE OF CORRECTION 
PATENT NO. : 4,989, 180 
DATED : January 29, 1991 
NVENTOR (S) : G. Jack Lipovski 
It is certified that error appears in the above-identified patent and that said Letters Patent is hereby 
Corrected as shown below: 
Claim 2, column 5, line 44, delete "pl"; 
column 6, line 3, delete "to". 
Signed and Sealed this 
Seventh Day of July, 1992 
DOUGLAS B. COMER 
Attesting Officer Acting Commissioner of Patents and Trademarks 
  
  
  
  
  
  
  
  
  
  
  
  
  
  
